

B-27, Knowledge Park – III, Greater Noida, Uttar Pradesh - 201308 Approved by: All India Council for Technical Education (AICTE), New Delhi Affiliated to: Dr. A. P. J. Abdul Kalam Technical University (AKTU), Lucknow

# DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

# **Computer Organization and Architecture Lab**

Manual

B.Tech., Semester -III

**Subject Code: BCS-352** 

Session: 2024-25, ODD Semester

## **Table of Contents**

- 1. Vision and Mission of the Institute.
- 2. Vision and Mission of the Department.
- 3. Program Outcomes (POs).
- 4. Program Educational Objectives and Program Specific Outcomes (PEOs/PSOs).
- 5. University Syllabus.
- 6. Course Outcomes (COs).
- 7. Course Overview.
- 8. List of Experiments mapped with COs.
- 9. DO's and DON'Ts.
- 10. General Safety Precautions.
- 11. Guidelines for students for report preparation.
- 12.Lab Experiments

#### DRONACHARYA GROUP OF INSTITUTIONS GREATER NOIDA

#### **VISION**

 Instilling core human values and facilitating competence to address global challenges by providing Quality Technical Education.

#### **MISSION**

- M1 Enhancing technical expertise through innovative research and education, fostering creativity and excellence in problem-solving.
- M2 Cultivating a culture of ethical innovation and user-focused design, ensuring technological progress enhances the well-being of society.
- M3 Equipping individuals with the technical skills and ethical values to lead and innovate responsibly in an ever-evolving digital land

# DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

#### **VISION**

Promoting technologists by imparting profound knowledge in information technology, all while instilling ethics through specialized technical education.

#### **MISSION**

- Delivering comprehensive knowledge in information technology, preparing technologists to excel in a rapidly evolving digital landscape.
- Building a culture of honesty and responsibility in tech, promoting smart and ethical leadership.
- Empowering individuals with specialized technical skills and ethical values to drive positive change and innovation in the tech industry.

#### **Program Outcomes (POs)**

**PO1: Engineering knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.

**PO2: Problem analysis:** Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.

**PO3: Design/development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

**PO4: Conduct investigations of complex problems:** Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.

**PO5:** Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.

**PO6:** The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.

**PO7: Environment and sustainability:** Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

**PO8: Ethics:** Apply ethical principles and commit to professional ethics and responsibilities and norms of engineering practice.

**PO 9: Individual and teamwork:** Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

**PO10: Communication:** Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.

**PO11: Project management and finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply theseto one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

**PO12: Life-long learning:** Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

### **Programme Educational Objectives (PEOs)**

**PEO1:** To enable graduates to pursue higher education and research, or have a successful career in industries associated with Computer Science and Engineering, or as entrepreneurs.

**PEO2:** To ensure that graduates will have the ability and attitude to adapt to emerging technological changes.

**PEO3:** To prepare students to analyze existing literature in an area of specialization and ethically develop innovative methodologies to solve the problems identified.

# **Program Specific Outcomes (PSOs)**

**PSO1:** To analyze, design and develop computing solutions by applying foundational concepts of Computer Science and Engineering.

**PSO2:** To apply software engineering principles and practices for developing quality software for scientific and business applications.

**PSO3:** To adapt to emerging Information and Communication Technologies (ICT) to innovate ideas and solutions to existing/novel problems.

# **University Syllabus**

- 1. Implementing HALF ADDER, FULL ADDER using basic logic gates
- 2. Implementing Binary-to-Gray, Gray-to-Binary code conversions.
- 3. Implementing 3-8 line DECODER.
- 4. Implementing 4x1 and 8x1 MULTIPLEXERS.
- 5. Verify the excitation tables of various FLIP-FLOPS.
- 6. Design of an 8-bit Input/Output system with four8-bit Internal Registers.
- 7. Design of an 8-bit ARITHMETIC LOGIC UNIT.
- 8. Design the data path of a computer from its register transfer language description.
- 9. Design the control unit of a computer using either hard wiring or micro programming based on its register transfer language description.
- 10. Implement a simple instruction set computer with a control unit and a data path.

# **Course Outcomes(COs)**

Upon successful completion of the course, the students will be able to

**C.1:** Design and verify combinational circuits (adder, code converter, decoder, multiplexer) using basic gates.

C.2: Design and verify various flip-flops.

C.3: Design I/O system and ALU.

**C.4:** Demonstrate a simple instruction set computer.

# **CO-PO Mapping:**

|            | PO1 | PO2 | PO3 | PO4 | PO5 | PO6 | PO7 | PO8 | PO9 | PO10 | PO11 | PO12 |
|------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|
| <b>C.1</b> | 3   |     | 3   |     |     |     |     | 2   | 2   | 2    |      | 2    |
| C.2        | 3   |     | 3   |     |     |     |     | 2   | 2   | 2    |      | 2    |
| C.3        | 3   |     | 3   |     |     |     |     | 2   | 2   | 2    |      | 2    |
| <b>C.4</b> | 2   |     | 3   |     |     |     |     | 2   | 2   | 2    |      |      |

# **CO-PSO Mapping**

|        | PSO1 | PSO2 | PSO3 |
|--------|------|------|------|
| C207.1 | -    | 3    | -    |
| C207.2 | -    | 3    | -    |
| C207.3 | -    | 3    | -    |
| C207.4 | -    | 3    | -    |
| C207   | -    | 3    | -    |

# **Course Overview**

An important part of the undergraduate curriculum for IT students is coverage of computer organization. Typically, this is accomplished by both a lecture and lab course. The purpose of thelabcourseistohavethestudentsdeveloppracticaldesignskills. Our computer organization laboratory course starts with traditional logic gate design, then gradually incorporates control unit, up to the point where students are building a simple instruction set computer. The laboratory course is scheduled for a two-hour time slot. There are ten lab experiments.

During the first set of Experiments, students become familiar with basic digital hardware by constructing simple combinational circuits, and learning troubleshooting skills. During the secondsetofExperiments, students become familiar with arithmetic logicum it and control unit.

Finally, students apply their knowledge to the design a simple instruction set computer. Because students are constructing complete computer organization projects, the computer organization lab typically requires more effort than traditional laboratory courses.

# List of Experiments mapped with COs

| SLno. | ListofExperiments   | Course<br>Outcome |
|-------|---|-------------------|
| 1.    | Implementing HALF ADDER,FULL ADDER using basic logic gates  | CO.1              |
| 2.    | Implementing Binary-to-Gray, Gray-to-Binary code conversions.   | CO.1              |
| 3.    | Implementing 3-8 line DECODER.  | CO.1              |
| 4.    | Implementing 4x1 and 8x1 MULTIPLEXERS.  | CO.1              |
| 5.    | Verify the excitation tables of various FLIP-FLOPS.   | CO.2              |
| 6.    | Design of an 8-bit Input/Output system with four8-bit Internal Registers.   | CO.2              |
| 7.    | Design of an 8-bit ARITHMETIC LOGIC UNIT.   | CO.3              |
| 8.    | Design the data path of a computer from its register transfer language description.   | CO.4              |
| 9.    | Design the control unit of a computer using either hardwiring or micro programming based on its register transfer language description. | CO.4              |
| 10.   | Implement a simple instruction set computer with a control unit and a data path.  | CO.4              |

# Dos and DON'Ts

#### Dos

- 1. Login-on with your user name and password.
- 2. Log off the Computer every time when you leave the Lab.
- 3. Arrange your chair properly when you are leaving the lab.
- 4. Put your bags in the designated area.
- 5. Ask permission to print.

#### **DON'Ts**

- 1. Do not share your user name and password.
- 2. Do not remove or disconnect cables or hardware parts.
- 3. Do not personalize the computer setting.
- 4. Do not run programs that continue to execute after you log off.
- 5. Do not download or install any programs, games or music on computer in Lab.
- 6. Personal Internet use chat room for Instant Messaging (IM) and Sites Strictly Prohibited.
- 7. No Internet gaming activities allowed.
- 8. Tea, Coffee, Water & Eatables are not allowed in the Computer Lab.

# **General Safety Precautions**

#### **Precaution (In case of Injury or Electric Shock)**

- 1. To break the victim with live electric source .Use an insulator such as fire wood or plastic to break the contact. Do not touch the victim with bare hands to avoid the risk of electrifying yourself.
- 2. Unplug the risk of faulty equipment. If main circuit breaker is accessible, turn the circuit off.
- 3. If the victim is unconscious, start resuscitation immediately, use your hands to press the chest in and out to continue breathing function. Use mouth-to-mouth resuscitation if necessary.
- 4. Immediately call medical emergency and security. Remember! Time is critical; be best.

#### **Precaution (In case of Fire)**

- 1. Turn the equipment off. If power switch is not immediately accessible, take plug off.
- 2. If fire continues, try to curb the fire if possible by using the fire extinguisher or by covering it with a heavy cloth if possible isolate the burning equipment from the other surrounding equipment.
- 3. Sound the fire alarm by activating the nearest alarm switch located in the hall way.
- 4. Call security and emergency department immediately:

# Guidelinestostudentsforreportpreparation

All students are required tomaintain a record of the experiments conducted bythem. Guidelines for its preparation are as follows: -

- 1) Allfilesmustcontainatitlepagefollowedbyanindexpage. The files will not be signed by the faculty without an entry in the index page.
- 2) Student's Name, Rollnumber and date of conduction of experiment must be written on all pages.
- 3) Foreachexperiment, the record must contain the following
  - (i) Aim/Objectiveoftheexperiment
  - (ii) Equipment's required
  - (iii) Pre-experimentwork(as given by the faculty)
  - (iv) Observationtable
  - (v) Results/output

#### Note:


- 1. Studentsmustbringtheirlabrecordalongwiththemwhenevertheycomeforthe lab.
- 2. Studentsmustensurethattheirlabrecordisregularly evaluated.

# **LabAssessmentCriteria**

Anestimated10labclasses are conducted inasemesterfor eachlabcourse. Theselabclasses are assessed continuously. Each lab experiment is evaluated based on 5 assessment criteria as shown in following table. Assessed performance in each experiment is used to compute CO attainment as well as internal marks in the lab course.

| Grading<br>Criteria   | Exemplary(4)  | Competent(3)   | Needs<br>Improvement<br>(2)  | Poor(1)  |
|---|---|--|--|--|
| AC1: Pre-Lab written work (for last lab class, this may be assessed through viva) | Complete procedure with underlined concept is properly written  | Underlined concept is written but procedure is incomplete  | Notabletowrite concept and procedure   | Underlined<br>concept is not<br>clearly<br>understood                                    |
| AC2: Program Writing/ Modeling  | Assignedproblem is properlyanalyzed, correct solutiondesigned, appropriate language constructs/ tools are applied, Program/solution written is readable | Assigned problem is properly analyzed, correctsolution designed, appropriate language constructs/tools are applied | Assigned problem is properly analyzed & correct solution designed  | Assigned problem is properly analyzed  |
| AC3:<br>Identification<br>& Removalof<br>errors/ bugs                             | Able to identify errors/ bugs and remove them   | Abletoidentify<br>errors/ bugsand<br>remove them<br>with little bit of<br>guidance                                 | Is dependent totally on someone for identification of errors/ bugs and their removal                                     | Unable to understand the reasonfor errors/ bugs evenafterthey are explicitly pointed out |
| AC4:Execution &Demonstration  | All variants of input /output are tested, Solutionis welldemonstrated and implemented concept is clearly explained                                      | Allvariantsof input /output are not tested, However, solution is well demonstrated and implemented concept is      | Only few variantsofinput /output are tested, Solutioniswell demonstratedbut implemented concept is not clearly explained | Solution isnot well demonstrated and implemented concept is not clearly explained        |

|                                 |   | clearly explained   |  | Laggthon/100/   |
|---------------------------------|---|---|--|---|
| AC5:Lab<br>Record<br>Assessment | All assigned problemsarewell recorded with objective, design constructs and solution along with Performance analysis using all variants of input and output | Morethan70% of the assigned problems are well recorded with objective, designcontracts and solution along with Performance analysisisdone with all variants of input and output | Lessthan70% of the assigned problems are well recorded with objective, design contracts and solution along with Performance analysisisdone with all variants of input and output | Lessthan40% of the assigned problems are well recorded with objective, designcontracts and solution along with Performance analysisisdone with all variants of input and output |



# **LABEXPERIMENT1**

 $\label{lem:objective} \textbf{OBJECTIVE}: Design and implementation of Half Adder and Full Adder.$ 

#### **EQUIPMENTS&COMPONENTSREQUIRED:**

| SL.No. | <b>Equipment's</b>  | Specification | Quantity |
|--------|---------------------|---------------|----------|
| 1      | DigitalICTrainerkit | -             | 1        |
| 2      | DigitalMultimeter   |               | 1        |


| SL.No. | Components | Specification   | Quantity |
|--------|------------|-----------------|----------|
|        |            | 7400,7402,7404, | 1each    |
| 1      | DigitalICs | 7408,7432,7486. | Teach    |
| 2      | Patchcords | -               | 6        |

#### **BRIEFDESCRIPTION:**

• Todesignandimplementhalfadderusinglogic gates

#### **HALFADDER**


| INPUTA | INPUTB | OUTPUTS |   |  |
|--------|--------|---------|---|--|
| INPUIA | INPUID | S       | C |  |
| 0      | 0      | 0       | 0 |  |
| 0      | 1      | 1       | 0 |  |
| 1      | 0      | 1       | 0 |  |
| 1      | 1      | 0       | 1 |  |



TruthTable

• Todesignandimplementfulladderusinglogic gates.

#### **FULLADDER**



| Input<br>bit for<br>number<br>A | Input<br>bit for<br>number<br>B | Carry<br>bit<br>input<br>C <sub>IN</sub> | Sum<br>bit<br>output<br>S | Carry<br>bit<br>output<br>C <sub>OUT</sub> |
|---------------------------------|---------------------------------|--|---------------------------|--|
| 0                               | 0                               | 0  | 0                         | 0  |
| 0                               | 0                               | 1  | 1                         | 0  |
| 0                               | 1                               | 0  | 1                         | 0  |
| 0                               | 1                               | 1  | 0                         | 1  |
| 1                               | 0                               | 0  | 1                         | 0  |
| 1                               | 0                               | 1  | 0                         | 1  |
| 1                               | 1                               | 0  | 0                         | 1  |
| 1                               | 1                               | 1  | 1                         | 1  |

#### **CIRCUITDIAGRAM**

#### **TRUTHTABLE**

### PRE-EXPERIMENTQUESTIONS:-

- 1. Explainthetruthtableofhalfadder.
- 2. HowmanyEx-orandor orgatecanbeusedtomakeahalfadder?

#### PROCEDURE:-

- Identifythepins.
- Connectthecircuitaspercircuitdiagram.
- Obtainoutputs with various input combinations.
- VerifyitwiththeBooleanfunctionusingtruthtable

#### POST-EXPERIMENTQUESTIONS:-

- 1. Whataretheapplicationsofhalfadder?
- 2. Whataretheapplicationoffulladder?

# **LABEXPERIMENT2**

**OBJECTIVE**: Designandimplementation of Binary to Gray, Gray to Binary Code conversions


### **EQUIPMENTS&COMPONENTSREQUIRED:**

| SL.<br>No. | Equipments          | Specification | Quantity |
|------------|---------------------|---------------|----------|
| 1          | DigitalICTrainerkit | -             | 1        |
| 2          | DigitalMultimeter   |               | 1        |

| SL.<br>No. | Components | Specification                              | Quantity |
|------------|------------|--|----------|
| 1          | DigitalICs | 7400,7402,<br>7404,<br>7408,7432,<br>7486. | 1each    |
| 2          | Patchcords | -  | 6        |


#### **BRIEFDESCRIPTION:**

 $a)\ To design and implement Binary to Gray Code conversions$ 



 $Pindiagram of Binary to gray code converter using 7486 IC (ex-or\ Gate)$ 


| INI | INPUTS |   |   |                | <b>TPU</b> T   | rs .           |                |
|-----|--------|---|---|----------------|----------------|----------------|----------------|
| A   | В      | C | D | G <sub>4</sub> | G <sub>3</sub> | G <sub>2</sub> | G <sub>1</sub> |
| 0   | 0      | 0 | 0 | 0              | 0              | 0              | 0              |
| 0   | 0      | 0 | 1 | 0              | 0              | 0              | 1              |
| 0   | 0      | 1 | 0 | 0              | 0              | 1              | 1              |
| 0   | 0      | 1 | 1 | 0              | 0              | 1              | 0              |
| 0   | 1      | 0 | 0 | 0              | 1              | 1              | 0              |
| 0   | 1      | 0 | 1 | 0              | 1              | 1              | 1              |
| 0   | 1      | 1 | 0 | 0              | 1              | 0              | 1              |
| 0   | 1      | 1 | 1 | 0              | 1              | 0              | 0              |
| 1   | 0      | 0 | 0 | 1              | 1              | 0              | 0              |
| 1   | 0      | 0 | 1 | 1              | 1              | 0              | 1              |
| 1   | 0      | 1 | 0 | 1              | 1              | 1              | 1              |
| 1   | 0      | 1 | 1 | 1              | 1              | 1              | 0              |
| 1   | 1      | 0 | 0 | 1              | 0              | 1              | 0              |
| 1   | 1      | 0 | 1 | 1              | 0              | 1              | 1              |
| 1   | 1      | 1 | 0 | 1              | 0              | 0              | 1              |
| 1   | 1      | 1 | 1 | 1              | 0              | 0              | 0              |



CircuitDiagramofBinarytoGrayCode Converter


**TruthTable** 

 $b) \quad To design and implement Binary to Gray Code conversions$ 



 $Pindiagram of Gray to Binary code converter\ using 7486 Ic (Exor\ Gate)$ 

| INPUTS |   |   | OU | TPUT                  | ΓS             |                |                |
|--------|---|---|----|-----------------------|----------------|----------------|----------------|
| A      | В | C | D  | <b>B</b> <sub>3</sub> | $\mathbf{B}_2$ | $\mathbf{B}_1$ | $\mathbf{B}_0$ |
| 0      | 0 | 0 | 0  | 0                     | 0              | 0              | 0              |
| 0      | 0 | 0 | 1  | 0                     | 0              | 0              | 1              |
| 0      | 0 | 1 | 1  | 0                     | 0              | 1              | 0              |
| 0      | 0 | 1 | 0  | 0                     | 0              | 1              | 1              |
| 0      | 1 | 1 | 0  | 0                     | 1              | 0              | 0              |
| 0      | 1 | 1 | 1  | 0                     | 1              | 0              | 1              |
| 0      | 1 | 0 | 1  | 0                     | 1              | 1              | 0              |
| 0      | 1 | 0 | 0  | 0                     | 1              | 1              | 1              |
| 1      | 1 | 0 | 0  | 1                     | 0              | 0              | 0              |
| 1      | 1 | 0 | 1  | 1                     | 0              | 0              | 1              |
| 1      | 1 | 1 | 1  | 1                     | 0              | 1              | 0              |
| 1      | 1 | 1 | 0  | 1                     | 0              | 1              | 1              |
| 1      | 0 | 1 | 0  | 1                     | 1              | 0              | 0              |
| 1      | 0 | 1 | 1  | 1                     | 1              | 0              | 1              |
| 1      | 0 | 0 | 1  | 1                     | 1              | 1              | 0              |
| 1      | 0 | 0 | 0  | 1                     | 1              | 1              | 1              |



#### Circuit Diagram for Gray to Binary Code Converter

#### **TRUTHTABLE**

#### PRE-EXPERIMENTQUESTIONS:-

- 1 Whatisacodeconverter.
- 2 Differentiatebetweentranslatorandcodeconverter.

#### PROCEDURE:-

- Collectthecomponentsnecessarytoaccomplishthis experiment.
- PlugtheICchipintothebreadboard.
- Connectthesupplyvoltageandgroundlinestothechips.PIN7=GroundandPIN14= +5V.
- Makeconnections as shown in the respective circuit diagram.
- Connecttheinputsofthegatetotheinputswitches ofthe LED.
- ConnecttheoutputofthegatetotheoutputLEDs.
- Onceallconnectionshavebeendone,turnonthepowerswitchofthebreadboard
- Operatetheswitchesand fillinthetruthtable(Write"1"if LEDisONand "0"ifL1 is OFF Apply the various combination of inputs according to the truth table and observe the condition of Output LEDs.

# ComputerOrganizationandArchitectureLab(BCS-352)

|  | 1. | Whataretheadvantagesofcodeconverter? |
|--|----|--------------------------------------|
|--|----|--------------------------------------|

| 2. | Whatarethe | epropertie | sofgraycod | e? |
|----|------------|------------|------------|----|
|----|------------|------------|------------|----|

# **LABEXPERIMENT3**

**OBJECTIVE:** Designandimplementation of 2-4 and 3-8 line decoder.

### **EQUIPMENTS&COMPONENTSREQUIRED:**


| SL.No. | Equipments          | Specification | Quantity |
|--------|---------------------|---------------|----------|
| 1      | DigitalICTrainerkit | -             | 1        |
| 2      | DigitalMultimeter   |               | 1        |

| S | Components | Specification                              | Quantity |
|---|------------|--|----------|
| 1 | DigitalICs | 7400,7402,<br>7404,<br>7408,7432,<br>7486. | 1each    |
| 2 | Patchcords | -  | 6        |

#### **BRIEFDESCRIPTION:**

a) 2to4Decoderusinglogicgates:


|    | $\overline{E}$ | $A_{\rm l}$ | $A_{0}$ | $\overline{D}_0$ | $\overline{D}_{\!\scriptscriptstyle 1}$ | $\overline{D}_2$ | $\overline{D}_3$ |
|----|----------------|-------------|---------|------------------|---|------------------|------------------|
| 38 | 0              | 0           | 0       | 0                | 1                                       | 8                | 1                |
|    | 0              | 0           | 1       | 1                | 0                                       | 1                | 1                |
|    | O              | 1           | 0       | 1                | 1                                       | 0                | 1                |
|    | 0              | 1           | 1       | 1                | 1                                       | 1                | 0                |
|    | 1              | X           | X       | 1                | 1                                       | 1                | 1                |



**TruthTable** 

LogicDiagram


**b)** 3to8decoderusinglogic gates:



| A | В | C | DO | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
|---|---|---|----|----|----|----|----|----|----|----|
| 0 | 0 | 0 | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0 | 0 | 1 | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  |
| 0 | 1 | 0 | 0  | 0  | 1  | 0  | 0  | 0  | 0  | 0  |
| 0 | 1 | 1 | 0  | 0  | 0  | 1  | 0  | 0  | 0  | 0  |
| 1 | 0 | 0 | 0  | 0  | 0  | 0  | 1  | 0  | 0  | 0  |
| 1 | 0 | 1 | 0  | 0  | 0  | 0  | 0  | 1  | 0  | 0  |
| 1 | 1 | 0 | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0  |
| 1 | 1 | 1 | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  |

#### **SYMBOL**

#### **TRUTHTABLE**



#### LOGICDIAGRAMOF3TO8DECODER:

#### PRE-EXPERIMENTQUESTIONS:

- 1. DifferencebetweenEncoderandDecoder.
- 2. Explaintheneedofmultiplexer.

#### **PROCEDURE**:

- Collectthecomponentsnecessarytoaccomplishthis experiment.
- PlugtheICchipintothebreadboard.
- Connectthesupplyvoltage and groundlinest othechips. PIN7=Ground
- andPIN14=+5V.
- Makeconnections as shown in the respective circuit diagram.
- Connecttheinputsofthegatetotheinputswitches ofthe LED.
- ConnecttheoutputofthegatetotheoutputLEDs.
- Onceallconnectionshavebeendone,turnonthepowerswitchofthebreadboard

# ComputerOrganizationandArchitectureLab(BCS-352)

• Operatetheswitchesandfillinthetruthtable(Write"1"ifLEDisONand"0"ifL1 is OFF Apply the various combination of inputs according to the truth tab alend observe the condition of Output LEDs.

## POSTEXPERIMENTQUESTIONS:

| 1. | Designa5to | 32decoden | usingone2ta | o4and four3 | to8decod | eric's. |
|----|------------|-----------|-------------|-------------|----------|---------|
|    |            |           |             |             |          |         |

| 2  | XX7          | DCD(-111            | .1 1    |
|----|--------------|---------------------|---------|
| 1. | writeanoreon | <b>BCDtodecimal</b> | decoder |
|    |              |                     |         |

# **LABEXPERIMENT4**

OBJECTIVE: Implementation Of 4x1 And 8x1 Multiplxer


#### **EQUIPMENTS&COMPONENTSREQUIRED:**

| S | SL.No. | <b>Equipment's</b>  | Specification | Quantity |
|---|--------|---------------------|---------------|----------|
|   | 1      | DigitalICTrainerkit | -             | 1        |
|   | 2      | DigitalMultimeter   |               | 1        |

| SL.No. | Components | Specification                              | Quantity |
|--------|------------|--|----------|
| 1      | DigitalICs | 7400,7402,<br>7404,<br>7408,7432,<br>7486. | 1each    |
| 2      | Patchcords | -  | 6        |

#### **BRIEFDESCRIPTION:**


#### a)4to1MULTIPLEXERS:



| Addre | essing | Input<br>Selected |  |
|-------|--------|-------------------|--|
| b     | а      | Selected          |  |
| 0     | 0      | А                 |  |
| 0     | 1      | В                 |  |
| 1     | 0      | С                 |  |
| 1     | 1      | D                 |  |


#### LOGICDIAGRAM:

#### TRUTHTABLE:




$$Q=\bar{a}\bar{b}A+\bar{a}bB+a\bar{b}C+abD$$

#### d) 8x1Multiplexer



#### PINDIAGRAMOF8:1MUXUSINGTWO4:1MUX



**CIRCUITOF8:1MUXUSINGDUAL4:1MUX** 

| Sel | ectLin | ies   |    |       |       | Inp                   | outs                  |       |       |       | (  | Outpu                     | t |
|-----|--------|-------|----|-------|-------|-----------------------|-----------------------|-------|-------|-------|----|---------------------------|---|
| Ea  | $S_0$  | $S_1$ | Io | $I_1$ | $I_2$ | <b>I</b> <sub>3</sub> | <b>I</b> <sub>4</sub> | $I_5$ | $I_6$ | $I_7$ | Za | $\mathbf{Z}_{\mathbf{b}}$ | Y |
| 0   | 0      | 0     | 0  | ×     | ×     | ×                     | ×                     | ×     | ×     | ×     | 0  | ×                         | 0 |
| 0   | 0      | 0     | 1  | ×     | ×     | ×                     | ×                     | ×     | ×     | ×     | 1  | ×                         | 1 |
| 0   | 0      | 1     | ×  | 0     | ×     | ×                     | ×                     | ×     | ×     | ×     | 0  | ×                         | 0 |
| 0   | 0      | 1     | ×  | 1     | ×     | ×                     | ×                     | ×     | ×     | ×     | 1  | ×                         | 1 |
| 0   | 1      | 0     | ×  | ×     | 0     | ×                     | ×                     | ×     | ×     | ×     | 0  | ×                         | 0 |
| 0   | 1      | 0     | ×  | ×     | 1     | ×                     | ×                     | ×     | ×     | ×     | 1  | ×                         | 1 |
| 0   | 1      | 1     | ×  | ×     | ×     | 0                     | ×                     | ×     | ×     | ×     | 0  | ×                         | 0 |
| 0   | 1      | 1     | ×  | ×     | ×     | 1                     | ×                     | ×     | ×     | ×     | 1  | ×                         | 1 |
| 1   | 0      | 0     |    | ×     | ×     | ×                     | 0                     | ×     | ×     | ×     | ×  | 0                         | 0 |
| 1   | 0      | 0     | ×  | ×     | ×     | ×                     | 1                     | ×     | ×     | ×     | ×  | 1                         | 1 |
| 1   | 0      | 1     | ×  | ×     | ×     | ×                     | ×                     | 0     | ×     | ×     | ×  | 0                         | 0 |
| 1   | 0      | 1     | ×  | ×     | ×     | ×                     | ×                     | 1     | ×     | ×     | ×  | 1                         | 1 |
| 1   | 1      | 0     | ×  | ×     | ×     | ×                     | ×                     | ×     | 0     | ×     | ×  | 0                         | 0 |
| 1   | 1      | 0     | ×  | ×     | ×     | ×                     | ×                     | ×     | 1     | ×     | ×  | 1                         | 1 |
| 1   | 1      | 1     | ×  | ×     | ×     | ×                     | ×                     | ×     | ×     | 0     | ×  | 0                         | 0 |
| 1   | 1      | 1     | ×  | ×     | ×     | ×                     | ×                     | ×     | ×     | 1     | ×  | 1                         | 1 |

#### TRUTHTABLEOF8:1MUXUSINGDUAL4:1MUX PRE

### **EXPERIMENT QUESTIONS:-**

- 1. DifferencebetweenEncoderandDecoder.
- 2. Explaintheneedofmultiplexer.

#### PROCEDURE:-

- Collectthecomponentsnecessarytoaccomplishthis experiment.
- PlugtheICchipintothebreadboard.
- Connect the supply voltage and ground lines to the chips. PIN7=Ground and PIN14 = +5V.
- Makeconnections as shown in the respective circuit diagram.

## ComputerOrganizationandArchitectureLab(BCS-352)

- Connecttheinputsofthegatetotheinputswitches of the LED.
- ConnecttheoutputofthegatetotheoutputLEDs.
- $\bullet \quad Once all connections have been done, turn on the powers witch of the breadboard$
- Operatetheswitchesandfillinthetruthtable(Write"1"ifLEDisONand"0"ifL1 is OFF Apply the various combination of inputs according to the truth table and observe the condition of Output LEDs.

### POSTEXPERIMENTQUESTION:-

| 1. | Designa16 to1 | Multip | olexerusingor | ne4to1MuxIC'S |  |
|----|---------------|--------|---------------|---------------|--|
|    |               |        |               |               |  |

#### LABEXPERIMENT5

**OBJECTIVE:** Verifytheexcitationtablesofvarious FLIP-FLOPS.

#### **EQUIPMENTS&COMPONENTSREQUIRED:**


DigitalICtrainerkit,IC7400,IC7410,IC7473,IC7474,IC 7476

#### **BRIEFDESCRIPTION:**

Flipflopsarethebasicbuildingblocksinanymemorysystemssinceitsoutputwill remain in its state until it is forced to change it by some means.

#### **SRFLIP FLOP:**

SandRstandsforsetandreset. There are four input combination possible at the inputs. But = 1 is forbidden since the output will be indeterminate.




| INPUTS   |   | OUTPU | STATE        |               |
|----------|---|-------|--------------|---------------|
| CLK      | S | R     | T<br>Q       |               |
| X        | 0 | 0     | No<br>Change | Previous      |
| <b></b>  | 0 | 1     | 0            | Reset         |
| <b>A</b> | 1 | 0     | 1            | Set           |
| 1        | 1 | 1     | 220          | Forbidde<br>n |

#### LOGIC DIAGRAM OF R S FLIP FLOPS:

#### **TRUTHTABLE:**

#### J K FLIP FLOP

TheindeterminateoutputstateofSRFFwhenS=R=1isavoidedbyconvertingittoaJKFF. When flip flop is switched on its output state is uncertain. When an initial state is to be assigned two separate inputs called preset and clear are used. They are active low inputs




#### LOGICDIAGRAMOFRSFLIP FLOPS

**TRUTHTABLE** 


#### **DFlipflop**

It has only one input called as D input or Data input. The input data is transferred to the outputafteraclockisapplied.DFFcanbederivedfromJKFFbyusingJinputasDinput and J is inverted and fed to K input.



# **TFlipFlop**

TstandsforToggle.Theoutputtoggleswhenaclockpulseisapplied.TFFcanbederived from JK FF by shorting J and K input.



| T | $Q_n$ | $Q_{n+1}$ |
|---|-------|-----------|
| 0 | 0     | 0         |
| 0 | 1     | 1         |
| 1 | 0     | 1         |
| 1 | 1     | 0         |

#### T FLIP FLOP LOGIC DIAGRAM

#### TRUTHTABLE

### PRE-EXPERIMENT QUESTIONS:-

- **1.** Whatispropagationdelaytime?
- **2.** HowisJKFFmadeto toggle?

#### PROCEDURE:-

- TestallcomponentsandICpackagesusingdigital ICtesterand multimeter
- SetupFFusingGatesandverifytheirtruthtables
- VerifytheTruthtablesof 7473,7474,and7476ICs

#### POST-EXPERIMENTQUESTIONS:-

- 1. HowmanyFFarein7475IC?
- 2. HowmanyFFarerequiredtoproduceadivide-by-128device?

#### **LABEXPERIMENT6**

**OBJECTIVE:**DesignAndImplementationOfShiftRegisters(SISO&SIPO)

#### **EQUIPMENTS&COMPONENTSREQUIRED:**


| SL.No. | Equipments          | Specification | Quantity |
|--------|---------------------|---------------|----------|
| 1      | DigitalICTrainerkit | -             | 1        |
| 2      | DigitalMultimeter   | -             | 1        |

| SL.No. | COMPONENT    | SPECIFICATION | QTY. |
|--------|--------------|---------------|------|
| 1.     | DFLIPFLOP    | IC7474        | 2    |
| 2.     | ICTRAINERKIT | -             | 1    |
| 3.     | PATCHCORDS   | -             | 15   |

#### **BRIEFDESCRIPTION:**


Aregisteriscapableofshiftingitsbinaryinformationinoneorbothdirectionsisknown as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flops receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flopisconnected totheinputofnextflipflopoftheregister. Each clockpulseshiftsthe content of register one bit position to right.

- (a) SerialinserialoutShiftRegister
- (b) SerialinparalleloutShiftRegister



**PINDIAGRAM** 

## ComputerOrganizationandArchitectureLab(BCS-352)




#### LOGICDIAGRAM:SERIALINSERIALOUT

|     | Serialin | Serialout |
|-----|----------|-----------|
| CLK |          |           |
| 1   | 1        | 0         |
| 2   | 0        | 0         |
| 3   | 0        | 0         |
| 4   | 1        | 1         |
| 5   | X        | 0         |
| 6   | X        | 0         |
| 7   | X        | 1         |

#### **TRUTHTABLE**

#### **SERIALINPARALLELOUT**



|     |      | OUTPUT |    |            |   |  |
|-----|------|--------|----|------------|---|--|
| CLK | DATA | QA     | Qв | <b>Q</b> c | Q |  |
|     |      |        |    |            | D |  |
| 1   | 1    | 1      | 0  | 0          | 0 |  |
| 2   | 0    | 0      | 1  | 0          | 0 |  |
| 3   | 0    | 0      | 0  | 1          | 1 |  |
| 4   | 1    | 1      | 0  | 0          | 1 |  |

**LOGICDIAGRAM** 

TRUTHTABLE

#### PRE-EXPERIMENTQUESTIONS:-

- 1. StatethefeaturesofIC7495.
- 2. StatethefeaturesofIC74195.

#### PROCEDURE:-

- Connectionsaregivenaspercircuitdiagram.
- Logicalinputsaregivenaspercircuitdiagram.
- Observetheoutputandverifythetruthtable.

### POST-EXPERIMENTQUESTIONS:-

- 1. Howcanweuseshiftregistersinserialcommunications? Explain.
- 2. ListtheICswhichareusedas8bitSISO,SIPO,PISO,PIPOmodesandasa bidirectional shift register.

## **LABEXPERIMENT:7**

**OBJECTIVE:** Designandimplementation of an 8 bitarithmetic logic unit.

### **EQUIPMENTS&COMPONENTSREQUIRED:**

| SL.No. | Equipments          | Specification | Quantity |
|--------|---------------------|---------------|----------|
| 1      | DigitalICTrainerkit | -             | 1        |
| 2      | DigitalMultimeter   |               | 1        |


| SL.No. | COMPONENT  | SPECIFICATION | QTY. |
|--------|------------|---------------|------|
| 1.     | ALUIC      | IC7474        | 2    |
| 2.     | PATCHCORDS | -             | 15   |

#### **BRIEFDESCRIPTION:**

ALUstandsforthearithmeticandlogicalunitandisoneoftheimportantunitinalmostall the calculating machine these days be it with the hand-held mobile, or computers. All the computational work in the system are carried out by this unit. The typical ALU sizes are: 4-bit ALU: ALU that processes two 4-bit numbers.

8-bitALU:ALUthatprocessestwo8-bitnumbers.

StillinthelatestsystemsALUsizesare16,32,64-bitetc.Figure-1showstheblockdiagram of a typical ALU.




**BlockDiagramofALU:** 

In figure-1,the1x2selectorontheleftisasamodeselectortoselectoneofthetwounitsi.e. either the arithmetic unit or the logical unit. The function select lines are then used to select one of the many functions of arithmetic or the logical type.

MSIpackageforALU:-IC74181a4-bitArithmeticandlogicalunit:

## ComputerOrganizationandArchitectureLab(BCS-352)



### PINDIAGRAMOFIC74181ALU

## SN54/74LS181

#### FUNCTION TABLE

| MODE SELECT INPUTS    |                |            | CT             | 275,575,075      | VE LOW INPUTS<br>& OUTPUTS                | ACTIVE HIGH INPUTS & OUTPUTS |  |  |  |
|-----------------------|----------------|------------|----------------|------------------|---|------------------------------|--|--|--|
| <b>S</b> <sub>3</sub> | S <sub>2</sub> | <b>S</b> 1 | S <sub>0</sub> | LOGIC<br>(M = H) | ARITHMETIC** (M = L) (C <sub>n</sub> = L) | LOGIC<br>(M = H)             | ARITHMETIC**<br>(M = L) (C <sub>n</sub> = H) |  |  |
| Ĺ                     | L              | L          | L              | Ā                | A minus 1                                 | Ā                            | Α  |  |  |
| L                     | L              | L          | Н              | AB               | AB minus 1                                | A+B                          | A + B  |  |  |
| L                     | L              | Н          | L              | A+B              | AB minus 1                                | AB                           | A + B  |  |  |
| L                     | L              | Н          | Н              | Logical 1 r      | ninus 1                                   | Logical 0 minus 1            |  |  |  |
| L                     | H              | L          | L              | A+B              | A plus (A + B)                            | AB                           | A plus AB                                    |  |  |
| L                     | H              | L          | Н              | В                | AB plus (A + B)                           | В                            | (A + B) plus AB                              |  |  |
| L                     | H              | Н          | L              | A   B            | A minus B minus 1                         | A⊕B                          | A minus B minus 1                            |  |  |
| L                     | H              | Н          | Н              | A + B            | A + B                                     | AB                           | AB minus 1                                   |  |  |
| Н                     | L              | L          | L              | AB               | A plus (A + B)                            | A + B                        | A plus AB                                    |  |  |
| H                     | L              | L          | Н              | A⊕B              | A plus B                                  | A   B                        | A plus B                                     |  |  |
| H                     | L              | Н          | L              | В                | AB plus (A + B)                           | В                            | (A + B) plus AB                              |  |  |
| H                     | L              | Н          | Н              | A + B            | A + B                                     | AB                           | AB minus 1                                   |  |  |
| H                     | H              | L          | L              | Logical 0 A      | A plus A*                                 | Logical 1 A                  | plus A*                                      |  |  |
| H                     | Н              | L          | Н              | AB               | AB plus A                                 | A+B                          | (A + B) plus A                               |  |  |
| H                     | Н              | Н          | L              | AB               | AB plus A                                 | A + B                        | (A + B) Plus A                               |  |  |
| Н                     | Н              | Н          | Н              | Α                | A   | A                            | A minus 1                                    |  |  |

L = LOW Voltage Level

### PRE-EXPEIMENTQUESTIONS:-

H = HIGH Voltage Level

<sup>\*</sup>Each bit is shifted to the next more significant position

<sup>\*\*</sup>Arithmetic operations expressed in 2s complement notation

## ComputerOrganizationandArchitectureLab(BCS-352)

1. WhatisDigitizing?

### **PROCEDURE:-**

- KeepthedatasheetofIC74181ready.
- InserttheIContheBreadboard.
- Makeconnectionsasshowninfigure.
- Verifytheconnections

## POST-EXPEIMENTQUESTIONS:-

 $1. Which Boolean operator combines search terms so that each search result contains all \ term?$ 

### **LABEXPERIMENT8**

**OBJECTIVE**: Design a data path of a computer from its register transfer language description.

### **EQUIPMENTS&COMPONENTSREQUIRED:**

| SL.No. | <b>Equipment's</b>  | Specification | Quantity |
|--------|---------------------|---------------|----------|
| 1      | DigitalICTrainerkit | -             | 1        |
| 2      | DigitalMultimeter   |               | 1        |

| SL.No. | Components | Specification                      | Quantity |  |  |
|--------|------------|------------------------------------|----------|--|--|
| 1      | DigitalICs | 7400,7402,7404,<br>7408,7432,7486. | 1each    |  |  |
| 2      | Patchcords | -                                  | 6        |  |  |


#### **BRIEFDESCRIPTION:**

Thesymbolic notation used to describe the micro-operation transfers among registers is called Register Transfer Language. The term "register transfer" implies the availability of hardware logic circuits that can perform a stated micro-operation and transfer the result of the operation to the same or another register.

Astatementthatspecifiesaregistertransferimpliesthatcircuitsareavailablefromtheoutputs of the source register to the inputs of the destination register and that the destination register has a parallel load capacity. If the transfer is to occur under a predetermined condition i.e.

If(
$$P=1$$
)thenR2 $\leftarrow$ R1

WherePisthecontrolsignal generated in the controlsection. A Control Function is a Boolean variable that is equal to 0 or 1



**BLOCKDIAGRAM** 


#### PRE-EXPERIMENTQUESTIONS:-

## ComputerOrganizationandArchitectureLab (BCS-352)

- 1. Whatisthesignificance of Data Path?
- 2. WhatisRegisterTransfer Logic?


### **PROCEDURE:-**

DatabitsReadytobetransferred




In the first clock tick Register R1 stores the value

## ComputerOrganizationandArchitectureLab (BCS-352)




 $In the next clock pulse the value gets transferred to register R2 if its Enable input is high, i.e.\ its\ control\ function\ x. (y+z)=1$ 



RegisterTransferusingBUS

# ${\tt ComputerOrganization and Architecture Lab} (BCS-352)$



## POST-EXPERIMENTQUESTIONS:-

- 1. Howadatapathisdesigned?
- 2. Designadatapath for  $R_3 \leftarrow R_2 + R_1$

### **LABEXPERIMENT9**

 $\label{lem:objective} \textbf{OBJECTIVE}: Design a data path of a computer from its register transfer language description.$ 

### **EQUIPMENTS&COMPONENTSREQUIRED:**

Registers

**ANDGates** 

OR Gate

ConnectingWires

#### **BREIFDESCRIPTION:**

The symbolic notation used to describe the micro-operation transfers a mongregisters is called Register Transfer Language.


The term "register transfer" implies the availability of hardware logic circuits that can perform a stated micro-operation and transfer the result of the operation to the same or another register.

Astatementthatspecifiesaregistertransferimpliesthatcircuitsareavailablefromtheoutputs of the source register to the inputs of the destination register and that the destination register has a parallel load capacity.

Ifthetransferistooccurunderapredeterminedconditioni.e

If(
$$P=1$$
)thenR2 $\leftarrow$ R1

WherePisthecontrolsignal generatedinthecontrolsection.AControlFunctionisaBoolean variable that is equal to 0 or 1



#### **BLOCKDIAGRAM**


#### PRE-EXPERIMENTQUESTIONS:-

- 1. WhatisRTL?
- 2. Whatistheminimumno.ofregistersneededintheinstructionsetarchitectureofthe processor to compile a code with 3 operands?


#### **PROCEDURE:-**

DatabitsReadytobetransfered

## ComputerOrganizationandArchitectureLab (BCS-352)





### In the first clock tick Register R1 stores the value



In the next clock pulse the value gets transferred to register R2 if its Enable input is high, i.e. its control function x. (y+z) = 1

# ${\tt ComputerOrganization} {\tt and ArchitectureLab} (BCS-352)$





REGISTERTRANSFERUSINGBUS

| POST-EXPERIMENTQUESTION:-                                |
|--|
| 1. WhatistheamountofROMneededtoimplementa4bitmultiplier. |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |

#### LABEXPERIMENT10

**OBJECTIVE:** Design the control unit of a computer using hardwired based on its registertransfer language description.

**COMPONENTSREQUIRED:** 1.Registers

2. ANDGates3. ORGate4. Memory

5. DecodersandMultiplexers6. ConnectingWires, etc.

#### **BREIFDESCRIPTION:**

The control unit (CU) is a component of a computer's central processing unit (CPU) that directs operation of the processor. It tells the computer's memory, arithmetic/logic unit and input and output devices on how to respond to a program's instructions.

It directs the operation of the other units by providing timing and control signals. Most computer resources are managed by the CU. It directs the flow of data between the CPU and theotherdevices. The Control Unit (CU) is digital circuitry contained within the processor that coordinates the sequence of data movements into, out of, and between a processor's many sub-units. The result of these routed data movements through various digital circuits (sub-units) within the processor produces the manipulated data expected by a software instruction (loaded earlier, likely from memory). It controls (conducts) data flow inside the processor and additionally provides several external controls ignals to the restoft he computer to further direct data and instructions to/from processor external destination's (i.e. memory).

#### PRE-EXPERIMENTQUESTION:-


1. Whyisregisterrenamingdoneinpipelined processor.

#### PROCEDURE:-

The CPU has an 8-bit data bus and an 8-bit address bus, so it can only support 256 bytes of memory to hold both instructions and data.

- Internally,therearefour8-bitregisters,R0toR3,plusanInstructionRegister,the Program Counter, and an 8-bit register which holds immediate values.
- The ALU is the same one that we designed last week. It performs the four operations AND, OR, ADD and SUB on two 8-bit values, and supports signed ADDs and SUBs.
- The CPU is a load/storearchitecture: data has to be brought into registers for manipulation, as the ALU only reads from and writes back to the registers.
- The ALU operations have two operands: one register is a source register, and the second register is both source and destination register, i.e. destination register = destination register OP source register.

- Allthejumpoperationsperformabsolutejumps; there are no PC-relative branches. There are conditional jumps based on the zeroness or negativity of the destination register, as well as a "jump always" instruction.
- ThefollowingdiagramshowsthedatapathsintheCPU:



- The dbus and sbus labels indicate the lines coming out from the register file which hold the value of the destination and source registers.
- NotethedataloopinvolvingtheregistersandtheALU, whoseoutputcan onlygo back into a register.
- Thedataoutbusisonlyconnected to the dbusline, so the only value which can be written to memory is the destination register.
- Alsonotethatthereareonly3multiplexors:
  - the address bus multiplexor can get a memory address from the PC, the immediateregister(fordirectaddressing),orfromthesourceordestination registers (for register indirect addressing).
  - o the PC multiplex or either lets the PC increment, or jump to the value in the immediate register.
  - the multiplexor in front of the registers determines where a register write comesfrom:theALU,theimmediateregister,anotherregisterorthedatabus.

Aswehavedecidedthehardwaretobeusedinourdesignnowwehavetodecidethe instruction set for our computer.

## **InstructionSet**

• Halfoftheinstructionsintheinstructionset fitintoonebyte:

| op1 | op2 | Rd | Rs |  |  |
|-----|-----|----|----|--|--|
| 2   | 2   | 2  | 2  |  |  |

## ComputerOrganizationLab(BCS-352)

- Theseinstructionsareidentifiedbya0inthemost-significant bit in the instruction, i.e. op *I* = 0X.
- The4bitsofopcode aresplitinto op1and op2
- *Rd*isthedestinationregister, and *Rs*isthesource register.
- Theotherhalfoftheinstructionsetaretwo-byteinstructions. The first bytehas the same format as above, and it is followed by an 8-bit constant or immediate value:

| op1 | op2 | Rd | Rs | immediate |
|-----|-----|----|----|-----------|
| 2   | 2   | 2  | 2  | 8         |

- These two-bytein structions are identified by a 1 in the most-significant bit in the instruction, i.e. op1 = 1X.
- With4operationbits,thereare16instructions:

| op1 | op2 | Mnemonic    | Purpose           |
|-----|-----|-------------|-------------------|
|     |     |             |                   |
| 00  | 00  | ANDRd,Rs    | Rd=RdANDRs        |
| 00  | 01  | ORRd,Rs     | Rd=RdORRs         |
| 00  | 10  | ADDRd,Rs    | Rd=Rd+Rs          |
| 00  | 11  | SUBRd, Rs   | Rd=Rd-Rs          |
| 01  | 00  | LWRd, (Rs)  | Rd=Mem[Rs]        |
| 01  | 01  | SWRd,(Rs)   | Mem[Rs]=Rd        |
| 01  | 10  | MOVRd,Rs    | Rd=Rs             |
| 01  | 11  | NOP         | Donothing         |
| 10  | 00  | JEQRd,immed | PC=immed ifRd ==0 |
| 10  | 01  | JNERd,immed | PC=immed ifRd !=0 |
| 10  | 10  | JGTRd,immed | PC=immed ifRd >0  |
| 10  | 11  | JLTRd,immed | PC=immed ifRd <0  |
| 11  | 00  | LWRd,immed  | Rd=Mem[immed]     |
| 11  | 01  | SWRd,immed  | Mem[immed]=Rd     |
| 11  | 10  | LIRd, immed | Rd=immed          |
| 11  | 11  | JMPimmed    | PC=immed          |

- Notetheregularityofthe ALU operations and the jump operations: we can feed the *op2* bits directly into the ALU, and use *op2* to control the branch decision.
- Therestoftheinstructionsetislessregular, which will require special decoding for certain of the 16 instructions.

#### **InstructionPhases**


• The CPU internally has three phases for the execution of each instruction.

## ComputerOrganizationLab(KCS-352)

- Onphase0,theinstructionisfetchedfrommemoryandstoredintheInstruction Register.
- On phase 1, if the fetched instruction is a two-byte instruction, the second byte is fetchedfrommemoryandstoredintheImmediateRegister.Forone-byteinstructions, nothing occurs in phase 1.
- Onphase2, everythingelse is done as required, which can include:
  - o an ALU operation, reading from two registers.
  - o ajumpdecisionwhichupdatesthePC.
  - o aregisterwrite.
  - o aread from amemory location.
  - o awritetoamemorylocation.
- $\bullet \quad After phase 2, the CPU starts the next in struction in phase 0. \\$


#### **CPUControlLines**

• BelowisthemainCPUdiagramagain,thistimewiththecontrollinesshown.




- Thereareseveral1-bitcontrollines:
  - o pcsel,incrementPCorloadthejumpvaluefromtheImmediateRegister.
  - o pcload,loadthePCwithanewvalue,ordon't loadanewvalue.
  - $\circ \quad ir load, load the Instruction Register with an ewin struction.$
  - o *imload*,loadtheImmediateRegisterwithanewvalue.
  - o *readwrite*,readfrommemory,orwritetomemory.
  - o dwrite, writeavaluebacktoaregister, ordon't writea value.
- Therearealsoseveral2-bitcontrollines:
  - o *addrsel*, selectanaddress from the PC, the Immediate Register, the source register or the destination register.
  - o *regsel*, selectavaluetowritetoaregisterfrom the Immediate Register, another register, the data bus or from the ALU.
  - o dregselandsregsel, select two registers whose values are sent to the ALU.
  - o aluop, which are the op 2 bits that control the operation of the ALU.

• The values for all of these control lines are generated by the Decode Logic, which getsasinputthevaluefromtheInstructionRegister,andthezero&negativelinesof the destination register.



#### **PhaseZero**

- Onphasezero,thePC'svaluehastobeplacedontheaddressbus,sotheaddrselline must be 0.Theirloadlineneedstobe1sothatthe IR isloadedfrom thedatainbus. Finally, thePCmust be incremented incase we need to fetch animmediatevalue in phase 1.
- Allofthiscanbedoneusingmultiplexorswhichoutputdifferentvaluesdependingon the current phase. Here is the control logic for the *irload* line.



- Weonlyneed toloadtheIRonphase0, sowecanwiretruetothe0inputof theirloadmultiplexor,andfalsetotheotherinputs.Note:input11(i.e.decimal3)to the multiplexor is never used, as we never get to phase 3, but Logisim wants all multiplexor inputs to be valid.
- Anotherwaytolookateachphaseisthevaluewhichneedstobesetforeachcontrol line, for each instruction.
- Forphasezero, these controlline values can be set for all instructions:


| op | op | instru | pcse | pcloa | Irloa | imloa | R | dwrit | jumps | addrs | regs | dre | sre | aluo |
|----|----|--------|------|-------|-------|-------|---|-------|-------|-------|------|-----|-----|------|
| 1  | 2  | ct     | 1    | d     | d     | d     | w | e     | el    | el    | el   | g   | g   | p    |

| XX | XX | all | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | X | X | X | X |
|----|----|-----|---|---|---|---|---|---|---|---|---|---|---|---|


• 'x'standsfor anyvalue,i.e.accept anyopcodevalue,outputanycontrolline value.

#### **PhaseOne**

• On phase 1, we need to load the Immediate Register with a value from memory if the *irbit*7 from the IR is true. The PC's value has to be placed on the address bus, so the address line must be 0. The *imload* line needs to be 1 so that the Immediate Register is loaded from the *datain* bus. Finally, the PC must be incremented so that we are ready to fetch the next instruction on the next phase 0.



• The *imload* logic is shown above. It is very similar to the *irload* logic, but this time an enable value is output only on phase 1, and only if the *irbit7* is set.



- Someofthe pcload logicis shown above. The PC is always incremented at phase 1 if *irbit7* is set, i.e. a two-byte instruction. Finally, the PC can be loaded with an immediate value in phase 2 if we are performing a jump instruction and the jump test is true. We will come back to the jump logic later.
- Wecantabulatethevaluesofthecontrollinesforphase1. Thistime, what is output depends on the top bit of the *op1* value:

|  |  |  |  | jumps<br>el |  |  |  |
|--|--|--|--|-------------|--|--|--|
|  |  |  |  |             |  |  |  |

# ComputerOrganizationandArchitectureLab(BCS-352)

| 0xxx | all | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | X |
|------|-----|---|---|---|---|---|---|---|---|---|---|---|---|
| 1xxx | all | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | X | X | X | X |


### PhaseTwo

• Here, the values of the controllines depend heavily on what specific instruction we are performing. Here 's the table of controlline outputs depending on the instruction:

| op1 | op2 | instruct    | pcsel | pcload | irload | imload | rw | dwrite | addrsel | regsel | dreg | sreg | aluop |
|-----|-----|-------------|-------|--------|--------|--------|----|--------|---------|--------|------|------|-------|
|     |     |             |       |        | I      |        |    | II     |         |        |      |      |       |
| 00  | 00  | ANDRd,Rs    | X     | 0      | 0      | 0      | 0  | 1      | X       | 3      | Rd   | Rs   | op2   |
| 00  | 01  | ORRd, Rs    | X     | 0      | 0      | 0      | 0  | 1      | X       | 3      | Rd   | Rs   | op2   |
| 00  | 10  | ADDRd,Rs    | X     | 0      | 0      | 0      | 0  | 1      | X       | 3      | Rd   | Rs   | op2   |
| 00  | 11  | SUBRd,Rs    | X     | 0      | 0      | 0      | 0  | 1      | x       | 3      | Rd   | Rs   | op2   |
| 01  | 00  | LWRd,(Rs)   | X     | 0      | 0      | 0      | 0  | 1      | 2       | 2      | Rd   | Rs   | X     |
| 01  | 01  | SWRd,(Rs)   | X     | 0      | 0      | 0      | 1  | 0      | 3       | X      | Rd   | Rs   | X     |
| 01  | 10  | MOVRd, Rs   | X     | 0      | 0      | 0      | 0  | 1      | X       | 1      | Rd   | Rs   | X     |
| 01  | 11  | NOP         | X     | 0      | 0      | 0      | 0  | 0      | X       | X      | X    | X    | X     |
| 10  | 00  | JEQRd,immed | 0     | J      | 0      | 0      | 0  | 0      | X       | X      | Rd   | X    | op2   |
| 10  | 01  | JNERd,immed | 0     | J      | 0      | 0      | 0  | 0      | x       | X      | Rd   | X    | op2   |
| 10  | 10  | JGTRd,immed | 0     | J      | 0      | 0      | 0  | 0      | x       | X      | Rd   | X    | op2   |
| 10  | 11  | JLTRd,immed | 0     | J      | 0      | 0      | 0  | 0      | X       | X      | Rd   | X    | op2   |
| 11  | 00  | LWRd,immed  | X     | 0      | 0      | 0      | 0  | 1      | 1       | 2      | Rd   | X    | X     |
| 11  | 01  | SWRd,immed  | X     | 0      | 0      | 0      | 1  | 0      | 1       | X      | Rd   | X    | X     |
| 11  | 10  | LIRd,immed  | X     | 0      | 0      | 0      | 0  | 1      | X       | 0      | Rd   | X    | X     |
| 11  | 11  | JMPimmed    | 0     | 1      | 0      | 0      | 0  | 0      | x       | X      | X    | X    | X     |

- Tomakethecontrollinelogicassimpleaspossible,aCPUdesignerisalways striving for regularity. However, this is often in conflict with the desired CPU functionality.
- Fromthetableabove,the ALU instructions (op1=00) and the jump instructions (op1=10) are nice and regular. All the op1=1x instructions use the Immediate Register, while the op1=0x instructions don't.
- We can always tie *dreg sel* to *Rd* from the instruction, and the same goes for *sreg sel=Rs* and *aluop=op2*. And *irload* and *imload* are always 0 for phase 2.
- Withtheremainingcontrollines, the regularities cease.

Puttingthisallbacktogether, we now have this device:



### POST-EXPERIMENTQUESTION:-

1. Which DMA transfer mode and interrupt handling mechanism will enable the highest I/O bandwidth.